


Will 3D stacking of ICs enable to continue Moore's momentum in the 21st century?

Rudy Lauwereins

Vice-President Nomadic Embedded Systems
Professor Katholieke Universiteit Leuven



3D Integration – Many System Opportunities



Courtesy: Samsung

Maintaining Moore's momentum

- increase functionality with number of additional layers

3D resolves the interconnect performance limitations

- the on-chip interconnect length and related repeater cost

Heterogeneous integration

- build an integrated system with dedicated logic, SRAM, DRAM, FLASH, RF technologies
- add new sensors, batteries, etc.


More modular & scalable design

- add new standardized components, replace existing ones with better performing ones


Sleek form factor

- 1mm^3 corresponds to $>100\text{Mbit}$ SRAM cells


PathFinding @ The Core of introducing 3D



PathFinding @ The Core of introducing 3D




3D TSV Technology Roadmap




3D Interconnect Technology Developments at IMEC

3D-SIC Cu-nail TSV







3D-WLP


Cu/polymer TSV



Ultra-thin Chip stacking



PathFinding @ The Core of introducing 3D




Test Chip Design

• Test Structures for Design Rule Assessment



- TSV characteristics: capacitance, resistance, yield, stack alignment, ...
- Impact of TSV and of relative process on **transistors**
- Impact of TSV and of relative process on **wires**
- Diode-based **thermometers**, **hot-spot heaters** to be placed in different chip locations
- Structures for processing and for std tests
- RF test structures
- Dedicated test structures by our partners
- Small **3D circuits** (e.g. ring oscillator with stages distributed in different chip level, ...)

- For **200mm** wafers (2 metal layers - **130nm** platform technology)
- TSV: Via diameter: **5um**/Via pitch: **10um**
- D2W and W2W possibilities at the same time



Design rule and model assessment of TSVs


Basic process modules knowhow



Design rules & models

PathFinding flow & Basic Design Kit

PathFinding @ The Core of introducing 3D



Architecture Exploration for 3D

- To find the technology/design sweet-spot (including cost modeling)
- To provide IP necessary for 3D design and understand its technology requirements
- To analyse the impact of 3D on architectures

3D Technology Assessment & Prototyping


- To demonstrate process steps and basic integration
- To demonstrate a reliable and yielding base-line process
- To establish a modeling environment, basic design kit and design rule check
- To provide prototype capabilities for 3D (including design flow)

3D Process Technology R&D


- To R&D 3D technologies for reliable stacking and interconnection of heterogeneous components
- To outperform existing 2D technologies in cost, power, performance and time-2-market

Path finding - a first illustration


IMEC's SDR next generation




3D Integration Scenarios





Preliminary cost analysis



Performance Analysis for Various Technology Parameters



Manufacturing cost of 3D SIC



Assumptions


- Area of 2D 45nm baseline SDR: 34mm²
- 3D technology: TSV 10μm
- Homogeneous technology layers, custom fabricated
- Manufacturing cost is dominant

Conclusions

- 3D using older (65nm) technology is never attractive compared to 2D 45nm baseline
- 3D using 45nm technology is only attractive on the short term


But ...

Manufacturing cost of 3D SIC




- Assumptions
 - Area of 2D 45nm baseline SDR: 102mm²
- Becoming attractive for \$
 - Lower yield loss (smaller dies)
 - Importance increases for scaled technologies
- More opportunities need to be explored:
 - Heterogeneous technologies
 - Smaller volumes when NRE is dominant
 - Commodity components
- Top-down path finding allows co-exploration of technology and design
 - In light of cost

3D DRAM to substitute badly scaling SRAM



- Small memories scale badly below 45nm due to process variations
- Companies ask us: "provide us with possible alternatives"?

3D DRAM as replacement for embedded SRAM - Preliminary results




Area:


- DRAM cells are 10x smaller compared to SRAM
- More than 2x area reduction by just changing the cell on a SRAM matrix
- Further reduction is possible, by optimizing the peripherals

Power Consumption:

- Similar read/write power for same performance
- Less power to retain data (496 → 54 pW/bits), because refresh power is less compared to SRAM cell leakage
- TSV power cost can be contained



3D: Partnering for Cost Effective Research



aspire invent achieve

